Harvesting Memory-bound CPU Stall Cycles in Software with MSH

Zhihong Luo, Sam Son, and Sylvia Ratnasamy, UC Berkeley Scott Shenker, UC Berkeley & ICSI

Presented by Luofan Chen and Jiyang Wang

2024-10-22



Cores waiting for memory access to finish

2

Example: Cache misses



Cores waiting for memory access to finish

Example: Cache misses

Memory-bound stalls happens *frequently* in datacenter workloads

3

*A top-down analysis on sphinx and masstree



Prefetching: An async operation to fetch data to cache

***Stream prefetchers & prefetch insertion via static analysis**

- Hardware implemented in CPU
- > -fprefetch-loop-arrays by GCC

```
Prefetch next array element for later access
for (size_t i = 0; i < size; i++) {
    __mm_prefetch((char*)&arr[i + 8], __MM_HINT_T0);
    arr[i] *= 2.0;
}
Memory access in a stream manner

Memory access in a stream manner

Memory access in a stream manner
</pre>
```

Prefetching: An async operation to fetch data to cache

***Stream prefetchers & prefetch insertion via static analysis**

- ➤ Hardware implemented in CPU
- >-fprefetch-loop-arrays by GCC

Have limited capability , unable to handle complex access patterns

Runahead prefetchers

- Processor *speculatively* pre-process instructions during memory access stalls
- Developers manually modify source code to emulate hardware behavior
- Hardware complexity, source code modification...

 \odot

Both require prefetching end sufficiently ahead of load instruction

Prefetching: An async operation to fetch data to cache

SMT (simultaneous multithreading)

*Latency overhead

> Can largely increase the primary latency





Prefetching: An async operation to fetch data to cache

SMT (simultaneous multithreading)

*Latency overhead

Can largely increase the primary latency

*Lack of configurability

Can only decide to turn it on/off



Prefetching: An async operation to fetch data to cache

SMT (simultaneous multithreading)

- *Latency overhead
 - > Can largely increase the primary latency
- *Lack of configurability
 - Can only decide to turn it on/off
- Incomplete harvesting
 - > 2-wide SMT do not have sufficient concurrency
 - \succ When concurrent threads frequently incur stalls

SMT leads to unsatisfactory harvesting performance

Are there better ways to harvest memory stalls using software?





Profile-Guided Optimizations



Transparently detecting memory stalls

Light-weight coroutines



MSH overview



Transparent No rewriting efforts, applicable to any code Efficient . • Efficiently utilize stall cycles for scavengers Latency-aware • Incur minimal latency overhead • Control over primary latency and scavenger throughput **Full harvesting** ۲

Overcome SMT's drawbacks

Merits of SMT

• Fully harvest stalls by interleaving scavenger executions



Identify possible yield locations

Significant portion of memory stalls
 Significant portion of memory stalls
 L3 cache miss likelihood
 Less impact of primary latency
 Instrument with prefetch & yield before selected load instructions





Primary yields: Identified the same way as primary

*Normally go back to primary, to another scavenger if too close





Primary yields: Identified the same way as primary

*Normally go back to primary, to another scavenger if too close



Yielding on scavenger

Primary yields: Identified the same way as primary





Primary yields: Identified the same way as primary Scavenger yields: Used to bound the primary latency

✤Via data flow anaysis





Primary yields: identified the same way as primary Scavenger yields: Used to bound the primary latency

*Via data flow anaysis









*Identify (primary) yields in primary and scavenger





Identify (primary) yields in primary and scavenger

Instrument primary yields in primary and scavenger





Identify (primary) yields in primary and scavenger
Instrument primary yields in primary and scavenger

*Perform control flow analysis and instrument scavenge yield





 $\Box T_{yield} = \frac{T_{regsave/restore} + T_{control_passing}}{\downarrow}$ Consumes most of the time

- Preserve only registers that are "live" at yield location
 - Through *register liveness analysis*
- Exploit per-loop register saving/restoration





$\Box T_{yield} = \frac{T_{regsave/restore} + T_{control_passing}}{\downarrow}$ Consumes most of the time

- Preserve only registers that are "live" at yield location
 - Through **register liveness analysis**
- Exploit per-loop register saving/restoration
 - General idea: Save / Restore at declare / use site of the register





- Preserve only registers that are "live" at yield location
- Exploit per-loop register saving/restoration
 - General idea: Save / Restore at declare / use site of the register





- Preserve only registers that are "live" at yield location
- Exploit per-loop register saving/restoration
 - General idea: Save / Restore at declare / use site of the register





- Preserve only registers that are "live" at yield location
- Exploit per-loop register saving/restoration
 - General idea: Save / Restore at declare / use site of the register





- Preserve only registers that are "live" at yield location
- Exploit per-loop register saving/restoration
 - General idea: Save / Restore at declare / use site of the register





- Preserve only registers that are "live" at yield location
- Exploit per-loop register saving/restoration
 - General idea: Save / Restore at declare / use site of the register





Intercept thread state-changing function calls



MSH Runtime

Intercept thread state-changing function calls



MSH Runtime

Intercept thread state-changing function calls



<u>30</u>

MSH Runtime

Intercept thread state-changing function calls





Offline profiling

***PEBS**: Load instructions causing cache misses

***LBR** : basic block execution count

***Bolt :** Register liveness, reaching definition analysis

32

MSH Runtime

***LD_PRELOAD** override pthread functions



Hardware

Dual-sockets 56-core Intel Xeon Platinum 8176 CPUs operating at 2.1GHz

33

Metrics

Measure at primary workload with P95 latency



Classes of harvestable cycles

	KS (kernel scheduling)	SMT	MSH
ldle time	Y	Y	N
Memory stalls	Ν	Y	Y
Non-memory stalls	Ν	Y	N

- ***MSH** only
- ♦MSH + KS

***MSH + SMT/KS** (use SMT when primary latency meets requirement, use KS otherwise)



Primaries

Workload	Detail	Configuration
Ptrchase* 1 2	Random pointer chasing	8 thread , 16 MB array
Masstree 123	In-memory key-value store	24 thread , Tailbench dataset
Sphinx 000	Speech recognition system	6 thread , Tailbench dataset

Workload	Detail	Configuration
Scan-creating* 🔶	Scan the array and compute the sum	4 MB array
Ptrchase*		I6 MB array
DFS Connected component	Graph analysis	CRONO benchmark

*: Synthetic workload to show MSH advantage

1 Idle time 2 Memory stall 3 Non-memory stall

High contention \bigcirc Frequent stall \bigstar Mixed



□MSH harvests up to 72% scav. throughput of SMT with SMT disabled





□MSH harvests up to 72% scav throughput of SMT with SMT disabled

MSH can trade off primary latency between scavenger's throughput





Evaluation: Compared with SMT

MSH harvests up to 72% scav throughput of SMT with SMT disabled
 MSH can trade off primary latency between scavenger's throughput

MSH can fully harvest memory stalls when scav. stalls frequently





Evaluation: Compared with SMT

□MSH harvests up to 72% scav. throughput of SMT with SMT disabled

MSH can trade off primary latency between scavenger's throughput

MSH can fully harvest memory stalls when scav. stalls frequently

verify

			 								 	_	_	_	_			_																																												_	 _
																																										×																					
																· · · ·								÷	·																	· · ·						·	 . '.				÷.,										
																								. 1			Ľ.,		н.	÷.	n.,		1.0									- C.										÷.,											
																									~	v	~	۱r	٦ι.	/1	^	^	n /	~															n	r	22	۰ ۲	а.	^	0	. 11	n						
																									Χ.	Υ.	ι.	"	- r	< I	ι.	"	1	u															 		-0	1 L		ι.				н.					
																									×.		-		- 21				~	_															 			~ ~		-	-	. –							
						1			1	1	 		_				1	-	 																					 1		4	1	1		 1	1				1 1	1		1								-	 _
				-		1.4	_																																			-											1										
																																																						•									
				-		~																																																									
																																										-												L .									
					_																	-								1.1																																	
																					- E	•								- 7		1.4	•		k 4	4	•	•				×																					
			 								 		<u> </u>	<u> </u>	-						- H	"	- 14	~	r		`	• 1	`			-	÷.	- 1	v	11	-	¥ -				-																				<u> </u>	 _
																										17	1.7	١t		ч.		÷С					э.					× .																					
																										•••	~ ~	•		۰.							-																										
						~																									÷							· ·				· .							ан I (41		•		•						
						<u> </u>																																														1.14	Л	· .	<u> </u>								
						_										1.1																										- T							11		1			. 1	٦.	Ċ	1						
						-	. .									11																										1.1							. •	•	-	9. 1			~ 9	<u>، م</u>	•						
																																																		÷		· .											

Running multiple ptrchase threads, and measure the overall completion time



Evaluation: Compared with SMT

□MSH harvests up to 72% scav. throughput of SMT with SMT disabled

MSH can trade off primary latency between scavenger's throughput

MSH can fully harvest memory stalls when scav. stalls frequently



Evaluation: Compound mechanism

*Add small latency and get much higher throughput at low loads





MSH + KS

□MSH + SMT/KS

*Better than SMT-only under almost all latency SLOs

- > When scavengers often stall, SMT is on, harvesting all the stalls
- > For contentious scavengers, KS can also harvest idle time





MSH optimizations

*Bounding yield overhead: select load instructions with:

- Significant portion of memory stalls
- L3 cache miss likelihood

*Bounding inter-yield distances: Scavenger yields





MSH optimizations

*Bounding yield overhead: select load instructions with:

- Significant portion of memory stalls
- L3 cache miss likelihood

*Bounding inter-yield distances: Scavenger yields





Yield overhead bounding

Inter-yield distance







MSH optimizations

*****Bounding yield overhead: select load instructions with:

Significant portion of memory stalls

L3 cache miss likelihood

*Bounding inter-yield distances: Scavenger yields





□Measure primary's latency improvement for different inter-yield distance



#Cache hit latency > #Duration of scavenger executing. Yield cost won't affect primary latency

2 Yield cost no longer plays the important part

Reducing yielding cost shows benefits in P95 latency of the primary



Effectiveness of enforcing inter-yield distances



MSH accurately enforces target inter-yield distances

DEffectiveness of profiling

Accurately capturing load inst. incurs minimal overhead

Sample 100x more frequently slows down the application but does not affect profile results



MSH effectively harvests memory-bound stalls through ...

- Profile-guided binary instrumentation
- *Light-weight yield mechanisms
- Efficient run-time

Pros:

- The problem of memory-bound stall is interesting
- *The system is general and can be used together with other HW features

Cons:

- The evaluation scale seems relatively small
- ***Some conclusions in the evaluation are not convincing**
- *Is profile-based solution really a good idea?