# Harvesting Memory-bound CPU Stall Cycles in Software with MSH **Vesting Memory-bound CPU**<br>Cycles in Software with MSH<br>Zhihong Luo, Sam Son, and Sylvia Ratnasamy, UC Berkeley<br>Scott Shenker, UC Berkeley & ICSI **ng Memory-bound CPU**<br> **es in Software with MSH**<br> **lo, Sam Son, and Sylvia Ratnasamy, UC Berkeley**<br>
Scott Shenker, UC Berkeley & ICSI<br>
Presented by Luofan Chen and Jiyang Wang<br>
2024–10-22

Scott Shenker, UC Berkeley & ICSI

2024–10-22



#### Cores waiting for memory access to finish

2

Example: Cache misses



#### Cores waiting for memory access to finish

Example: Cache misses

Memory-bound stalls happens frequently in datacenter workloads

3

❖ A top-down analysis on sphinx and masstree



#### Prefetching: An async operation to fetch data to cache

#### Stream prefetchers & prefetch insertion via static analysis

- Hardware implemented in CPU
- -fprefetch-loop-arrays by GCC

```
for (size t i = 0; i < size; i++) {
    mm\_prefetch((char*)\&arr[i + 8], MM HINT T0);arr[i] *= 2.0;
\mathcal{Y} and the set of the set of the set of \mathbb{R}^2Memory access in a stream manner
                                                      Prefetch next array element for later access
    Have limited capability , unable to handle complex access patterns
```
#### Prefetching: An async operation to fetch data to cache

#### Stream prefetchers & prefetch insertion via static analysis

- Hardware implemented in CPU
- -fprefetch-loop-arrays by GCC

Have limited capability , unable to handle complex access patterns

#### • Runahead prefetchers

- Processor speculatively pre-process instructions during memory access stalls
- Developers manually modify source code to emulate hardware behavior

Hardware complexity, source code modification…

Both require prefetching end sufficiently ahead of load instruction

#### **An async operation to fetch data to cache**







#### **Election Prefetching: An async operation to fetch data to cache**



7

Primary

P95 Latency Budget at 30% Load (5100 QPS) (ms)

 $1.0$ 

 $1.5$ 

 $0.5$ 

 $0.0$ 

#### Prefetching: An async operation to fetch data to cache

#### $\square$ SMT (simultaneous multithreading)

- Latency overhead
	- $\geq$  Can largely increase the primary latency

#### Lack of configurability

 $\triangleright$  Can only decide to turn it on/off

#### Incomplete harvesting

- $\geq$  2-wide SMT do not have sufficient concurrency
- $\triangleright$  When concurrent threads frequently incur stalls

 $\left(\cdot\right)$  SMT leads to unsatisfactory harvesting performance

Are there better ways to harvest memory stalls using software?





#### Profile-Guided Optimizations



Transparently detecting memory stalls

#### Light-weight coroutines



**MSH** overview



#### • Transparent • No rewriting efforts, applicable to any code • Efficient • Efficiently utilize stall cycles for scavengers Latency-aware • Incur minimal latency overhead • Control over primary latency and scavenger throughput • Full harvesting • Fully harvest stalls by interleaving scavenger executions Bounded latency Merits of SMT Overcome SMT's drawbacks



#### Identify possible yield locations

load instructions with:  $\triangleright$  Significant portion of memory stalls L3 cache miss likelihood Substantial stall cycles  $\longrightarrow$  Less impact of primary latency  $\triangleright$  Instrument with prefetch & yield **before** selected load instructions





#### Primary yields: Identified the same way as primary

#### Normally go back to primary, to another scavenger if too close





#### Primary yields: Identified the same way as primary

#### Normally go back to primary, to another scavenger if too close



# Yielding on scavenger

#### Primary yields: Identified the same way as primary





#### Primary yields: Identified the same way as primary Scavenger yields: Used to bound the primary latency

#### Via data flow anaysis





#### Primary yields: identified the same way as primary Scavenger yields: Used to bound the primary latency

#### Via data flow anaysis









#### \*Identify (primary) yields in primary and scavenger





 $\div$ Identify (primary) yields in primary and scavenger

#### \*Instrument primary yields in primary and scavenger





 $\div$ Identify (primary) yields in primary and scavenger

Instrument primary yields in primary and scavenger

Perform control flow analysis and instrument scavenge yield





**Optimizing yield cost**  
\n
$$
\Box T_{yield} = T_{regsave/restore} + T_{control-passing}
$$
\n
$$
\downarrow
$$
\n

- Preserve only registers that are "live" at yield location
	- Through register liveness analysis
- Exploit per-loop register saving/restoration





# **1 Optimizing yield cost**<br>  $\Box T_{yield} = T_{regsave/restore} + T_{control\_passing}$ Consumes most of the time

- Preserve only registers that are "live" at yield location
	- Through register liveness analysis
- Exploit per-loop register saving/restoration
	- General idea: Save / Restore at declare / use site of the register





- Preserve only registers that are "live" at yield location
- Exploit per-loop register saving/restoration
	- General idea: Save / Restore at declare / use site of the register





- Preserve only registers that are "live" at yield location
- Exploit per-loop register saving/restoration
	- General idea: Save / Restore at declare / use site of the register





- Preserve only registers that are "live" at yield location
- Exploit per-loop register saving/restoration
	- General idea: Save / Restore at declare / use site of the register





- Preserve only registers that are "live" at yield location
- Exploit per-loop register saving/restoration
	- General idea: Save / Restore at declare / use site of the register





- Preserve only registers that are "live" at yield location
- Exploit per-loop register saving/restoration
	- General idea: Save / Restore at declare / use site of the register





#### Intercept thread state-changing function calls



# **MSH Runtime**

#### Intercept thread state-changing function calls



# **MSH Runtime**

#### Intercept thread state-changing function calls



# MSH Runtime

#### Intercept thread state-changing function calls





#### Offline profiling

PEBS : Load instructions causing cache misses

LBR : basic block execution count

Bolt : Register liveness, reaching definition analysis

32

#### MSH Runtime

THE INCREDITE<br>
Solid interactions causing cache misses<br>
WHERS : Load instructions causing cache misses<br>
WHER : basic block execution count<br>
WHERS : Register liveness, reaching definition analysis<br>
SH Runtime<br>
WHERLOAD over



#### **OHardware**

#### Dual-sockets 56-core Intel Xeon Platinum 8176 CPUs operating at 2.1GHz

33

#### **OMetrics**

Measure at primary workload with P95 latency



#### Classes of harvestable cycles



#### **TMechanisms**

- **☆MSH only**
- $MSH + KS$

**☆MSH + SMT/KS (use SMT when primary latency meets requirement, use KS otherwise)** 



#### **OPrimaries**



#### **OScavenger**





MSH harvests up to 72% scav. throughput of SMT with SMT disabled





**THATH** can trade off primary latency between scavenger's throughput





#### Evaluation: Compared with SMT

**Evaluation: Compared with SMT**<br>MSH harvests up to 72% scav throughput of SMT with SMT disabled<br>MSH can trade off primary latency between scavenger's throughput **EIMSH** can trade off primary latency between scavenger's throughput

MSH can fully harvest memory stalls when scav. stalls frequently





#### Evaluation: Compared with SMT

**EIMSH** harvests up to 72% scav. throughput of SMT with SMT disabled

**EIMSH** can trade off primary latency between scavenger's throughput

**COMSH** can fully harvest memory stalls when scav. stalls frequently

verify





#### Evaluation: Compared with SMT

MSH harvests up to 72% scav. throughput of SMT with SMT disabled

**EIMSH** can trade off primary latency between scavenger's throughput

**COMSH** can fully harvest memory stalls when scav. stalls frequently



# Evaluation: Compound mechanism

#### MSH + KS

#### \*Add small latency and get much higher throughput at low loads



# Evaluation: Compound mechanism

#### **EIMSH + KS**

#### $LMSH + SMT/KS$

#### **V**Better than SMT-only under almost all latency SLOs

- $\triangleright$  When scavengers often stall, SMT is on, harvesting all the stalls
- $\triangleright$  For contentious scavengers, KS can also harvest idle time





#### **OMSH** optimizations

Bounding yield overhead: select load instructions with:

- $\triangleright$  Significant portion of memory stalls
- L3 cache miss likelihood

#### Bounding inter-yield distances: Scavenger yields





#### **UMSH** optimizations

Bounding yield overhead: select load instructions with:

- $\triangleright$  Significant portion of memory stalls
- L3 cache miss likelihood

#### Bounding inter-yield distances: Scavenger yields





#### Yield overhead bounding

#### Inter-yield distance







#### **UMSH** optimizations

Bounding yield overhead: select load instructions with:

- $\triangleright$  Significant portion of memory stalls
- L3 cache miss likelihood

#### Bounding inter-yield distances: Scavenger yields





#### Measure primary's latency improvement for different inter-yield distance



Reducing yielding cost shows benefits in P95 latency of the primary



#### Effectiveness of enforcing inter-yield distances



MSH accurately enforces target inter-yield distances

#### Effectiveness of profiling

Accurately capturing load inst. incurs minimal overhead

Sample 100x more frequently slows down the application but does not affect profile results



# MRSH effectively harvests memory-bound stalls through …<br>
MRSH effectively harvests memory-bound stalls through …<br>
\*Profile-guided binary instrumentation<br>
\*Light-weight yield mechanisms

- Profile-guided binary instrumentation
- Light-weight yield mechanisms
- Efficient run-time

#### Pros:

**\*** The problem of memory-bound stall is interesting

The system is general and can be used together with other HW features

#### Cons:

\* The evaluation scale seems relatively small

Some conclusions in the evaluation are not convincing

\* Is profile-based solution really a good idea?